PIC18F45K20-I/MV【PDF 134/234 页】MCU 32KB FLASH 1536B RAM 40-UQFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3873

130页 131页 132页 133页 [134页]135页 136页 137页 138页

2007 Microchip Technology Inc.

Preliminary

DS70165E-page 217

dsPIC33F

REGISTER 18-1:

I2CxCON: I2Cx CONTROL REGISTER

R/W-0

U-0

R/W-0

R/W-1 HC

R/W-0

I2CEN

—

I2CSIDL

SCLREL

IPMIEN

A10M

DISSLW

SMEN

bit 15

bit 8

R/W-0

R/W-0 HC

GCEN

STREN

ACKDT

ACKEN

RCEN

PEN

RSEN

SEN

bit 7

bit 0

Legend:

U = Unimplemented bit, read as ‘0’

R = Readable bit

W = Writable bit

HS = Set in hardware

HC = Cleared in hardware

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15

I2CEN: I2Cx Enable bit

= Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins

= Disables the I2Cx module. All I2C pins are controlled by port functions.

bit 14

Unimplemented: Read as ‘0’

bit 13

I2CSIDL: Stop in Idle Mode bit

= Discontinue module operation when device enters an Idle mode

= Continue module operation in Idle mode

bit 12

SCLREL: SCLx Release Control bit (when operating as I2C slave)

= Release SCLx clock

= Hold SCLx clock low (clock stretch)

If STREN = 1:

Bit is R/W (i.e., software may write ‘0’ to initiate stretch and write ‘1’ to release clock). Hardware clear

at beginning of slave transmission. Hardware clear at end of slave reception.

If STREN = 0:

Bit is R/S (i.e., software may only write ‘1’ to release clock). Hardware clear at beginning of slave

transmission.

bit 11

IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit

= IPMI mode is enabled; all addresses Acknowledged

= IPMI mode disabled

bit 10

A10M: 10-bit Slave Address bit

= I2CxADD is a 10-bit slave address

= I2CxADD is a 7-bit slave address

bit 9

DISSLW: Disable Slew Rate Control bit

= Slew rate control disabled

= Slew rate control enabled

bit 8

SMEN: SMBus Input Levels bit

= Enable I/O pin thresholds compliant with SMBus specification

= Disable SMBus input thresholds

bit 7

GCEN: General Call Enable bit (when operating as I2C slave)

= Enable interrupt when a general call address is received in the I2CxRSR

(module is enabled for reception)

= General call address disabled

bit 6

STREN: SCLx Clock Stretch Enable bit (when operating as I2C slave)

Used in conjunction with SCLREL bit.

= Enable software or receive clock stretching

= Disable software or receive clock stretching

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式